Application/Control Number: 10/084,498

Art Unit: ***

CLMPTO

10084498

02/28/02

RC

\$

3

5

- A motion of measuring parameters of an electronic system by reference to a series of data samples comprising the steps of:
 - (a) removering a clock eight from an input signal received from the electronic system;
 - (b) sampling and digitising said recovered clock signal to produce a series of digital clock samples;
- (c) processing said digital clock samples digitally with reference to a local

 digital reference vignal to produce digital baseband frequency in-phase
 (I) and quadrature (Q) components;
 - (d) processing said digital I and Q components to extract digital phase information of said check signal; and
 - processing said digital phase information to determine a parameter of the
 circulosic system.
 - A method as claimed in claim 1 wherein step (c) is implemented using a digital signal down-converter IC of a type suitable for digital radio receiver implementations.
- 6 3. A method as channel in claim I wherein the steps (d) and (c) are implemented in a single programmable digital signal processor chip.
 - 4. A method as claimed in claim 1 wherein the network further comprises the step (n1) frequency-dividing said recovered clock signal prior to said sampling step.
 - 5. A method as claimed in claim 1 wherein the frequency dividing step is performed so as as fix the frequency of the digital clock signal for sampling white measuring recovered clock signals of different frequencies.
 - 6. A method as claimed in claim 1 wherein the processing of said digital clock samples to produce baschand frequency in-phase (i) and quadrature (ii) components

comprises uplining said digital eleck escapies into at least two compensate and mixing them with respective reference signals derived from a said local digital reference signal. Application/Control Number: 10/084,498

Art Unit: ***

7. A regular as claimed in claim 1 wherein the processing of said baseband frequency I and Q companents to extract phase information further comprises the step of filtering and decimating said I and Q components.

- S. A method as claimed in claim I wherein the step of extracting plane information comprises applying an inverse tangent function to said filtered and decimated I and Q components by digital signal processing.
- A method as claimed in claim 1 wherein the phase of said local digital reference signal is controlled in response to the extracted phase information as part of a phaselocked loop (PLL).
- 15. A method as claimed in claim 9 wherein the extracted digital phase information is processed into clack jitter data at step (e) by digitally filtering the phase information outside the phase-lacked toop.
- A method as claimed in claim 9 wherein said lifering comprises high-pass digital filtering of the phase information.
- 12. A nation as claimed in Chim 11 wherein the filtering further comprises a low-pass digital filter stage additional to that in the phase-locked loop.
- 13. A meetinal as claimed in claim 1 wherein said local digital reference signal is an externally sourced timing signal, independent of the received signal.
- 14. A method as claimed in claim 13 wherein the extracted digital phase information is processed into circle time interval error (TIE) data by Obering this phase information.

Application/Control Number: 10/084,498

Art Unit: ***

- 15. A method as claimed in claim 14 wherein the filtering comprises low-pass digital filtering of the phase information.
- 16. A method as claimad is claim 14 wherein the resultant time interval error data is further processed to derive wander data.
- 17. A method as claimed in claim 1 implemented in a form of hardware switchable between phase-tracked and independent reference signals according to the measurement desired.
- 18. A method as claimed in claim I wherein the method is used as pre-processing for a composite measurement comprising at teast one of MITE, MRITE, TDEV, RMS and Pk-Pk, as defined by any ITU standard.
- 19. A method as claimed in claim 18 wherein said pre-processing and the derivation of said composite recomment are performed within a single digital signal processor.

In (Amendos) in appearance for ascensing parameters of an electronic system by reference to a series of dua samples, comprising:

clock security circulty for seconding a clock signal from an input signal received from the electronic system:

a sampler for sampling and digitishing raid recovered whole object to produce a vertex of digital clock examples, and

a processor for processing said digital clock samples digitally with reference to a local digital reference eigent to produce digital bestimal frequency implease (I) and quadrature (Q) components, processing said digital I and Q components to extract digital phase information of said clock signal, and processing said digital phase information to describe a parameter of the electronic system.